

### **General Description**

The MAX4613 quad analog switch features on-resistance matching ( $4\Omega$  max) between switches and guarantees on-resistance flatness over the signal range ( $9\Omega$ max). This low on-resistance switch conducts equally well in either direction. It guarantees low charge injection (10pC max), low power consumption ( $35\mu$ W max), and an electrostatic discharge (ESD) tolerance of 2000V minimum per Method 3015.7. The new design offers lower off-leakage current over temperature (less than 5nA at +85°C).


The MAX4613 quad, single-pole/single-throw (SPST) analog switch has two normally closed switches and two normally open switches. Switching times are less than 250ns for t<sub>ON</sub> and less than 70ns for t<sub>OFF</sub>. Operation is from a single +4.5V to +40V supply or bipolar  $\pm$ 4.5V to  $\pm$ 20V supplies.

#### Applications

Sample-and-Hold Circuits					
Test Equipment					
Heads-Up Displays					
Guidance and Control Systems					
Military Radios					

Communication Systems Battery-Operated Systems PBX, PABX Audio Signal Routing Modems/Faxes

#### /Pin Configurations Functional Diagrams/TruthTable\_



## 

**\_Features** 

- Pin Compatible with Industry-Standard DG213
- Guaranteed Ron Match Between Channels (4Ω max)
- Guaranteed RFLAT(ON) Over Signal Range (9Ω max)
- Guaranteed Charge Injection (10pC max)
- Low Off-Leakage Current Over Temperature (<5nA at +85°C)</li>
- Withstands 2000V min ESD, per Method 3015.7
- Low RDS(ON) (85Ω max)
- Single-Supply Operation +4.5V to +40V Bipolar-Supply Operation ±4.5V to ±20V
- ♦ Low Power Consumption (35µW max)
- Rail-to-Rail Signal Handling
- ♦ TTL/CMOS-Logic Compatible

#### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX4613CPE	0°C to +70°C	16 Plastic DIP
MAX4613CSE	0°C to +70°C	16 Narrow SO
MAX4613CEE	0°C to +70°C	16 QSOP
MAX4613CUE	0°C to +70°C	16 TSSOP**
MAX4613CC/D	0°C to +70°C	Dice*
MAX4613ETE	-40°C to +85°C	16 TQFN-EP*** (5mm x 5mm)
MAX4613EPE	-40°C to +85°C	16 Plastic DIP
MAX4613ESE	-40°C to +85°C	16 Narrow SO
MAX4613EEE	-40°C to +85°C	16 QSOP
MAX4613EUE	-40°C to +85°C	16 TSSOP**

\*Contact factory for dice specifications.

\*\*Contact factory for availability.

\*\*\*EP = Exposed Pad

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

#### **ABSOLUTE MAXIMUM RATINGS**

Voltage Referenced to GND

Voltage Referenced to GND	Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
V++44V	Plastic DIP (derate 10.53mW/°C above +70°C)
V44V	Narrow SO (derate 8.70mW/°C above +70°C)
V+ to V+44V	QSOP (derate 8.3mW/°C above +70°C)
VL(GND - 0.3V) to (V+ + 0.3V)	Thin QFN (derate 33.3mW/°C above +70°C)2667mW
Digital Inputs V <sub>S</sub> V <sub>D</sub> (Note 1)(V 2V) to (V+ + 2V)	TSSOP (derate 6.7mW/°C above +70°C)
or 30mA (whichever occurs first)	Operating Temperature Ranges
Continuous Current (any terminal)	MAX4613C0°C to +70°C
Peak Current, S_ or D_	MAX4613E40°C to +85°C
(pulsed at 1ms, 10% duty cycle max)100mA	Storage Temperature Range65°C to +165°C
	Lead Temperature (soldering, 10sec)+300°C

Note 1: Signals on S\_, D\_, or IN\_ exceeding V+ or V- are clamped by internal diodes. Limit forward current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS—Dual Supplies**

 $(V_{+} = 15V, V_{-} = -15V, V_{L} = 5V, GND = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V, T_{A} = T_{MIN}$  to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP (Note 2)	MAX	UNITS
SWITCH							
Analog Signal Range	VANALOG	(Note 3)		-15		15	V
Drain-Source On-Resistance	RD0(ON)	$V_D = \pm 10V$ ,	$T_A = +25^{\circ}C$		55	70	Ω
	RDS(ON)	$I_{S} = 1 m A$	$T_A = T_{MIN}$ to $T_{MAX}$			85	52
On-Resistance Match		$V_D = \pm 10V$ ,	$T_A = +25^{\circ}C$			4	Ω
Between Channels (Note 4)	$\Delta R_{DS(ON)}$	Is = 1mA	$T_A = T_{MIN}$ to $T_{MAX}$			5	52
On-Resistance Flatness (Note 4)	DELATION N	$V_D = \pm 5V$ ,	$T_A = +25^{\circ}C$			9	Ω
On-nesistance riatiless (Note 4)	nflai(ON)	$I_{S} = 1 m A$	$T_A = T_{MIN}$ to $T_{MAX}$			15	52
Source Leakage Current		$V_D = \pm 14V$ ,	$T_A = +25^{\circ}C$	-0.50	0.01	0.50	5
(Note 5)	IS(OFF)	$V_{\rm S} = \mp 14 V$	$T_A = T_{MIN}$ to $T_{MAX}$	-5		5	nA
Drain-Off Leakage Current	ID(OFF)	$V_D = \pm 14V$ ,	$T_A = +25^{\circ}C$	-0.50	0.01	0.50	nA
(Note 5)		$V_S = \mp 14V$	$T_A = T_{MIN}$ to $T_{MAX}$	-5		5	ΠA
Drain-On Leakage Current	I <sub>D(ON)</sub>	$V_D = \pm 14V$ .	TA = +25°C	-0.50	0.08	0.50	
(Note 5)	or I <sub>S(ON)</sub>	$V_{\rm S} = \pm 14 V$	$T_A = T_{MIN}$ to $T_{MAX}$	-10		10	nA
INPUT							
Input Current with Input Voltage High	linh	$V_{IN} = 2.4V$ , all others = 0.8V		-0.5	-0.00001	0.5	μA
Input Current with Input Voltage Low	linl	$V_{IN} = 0.8V$ , all others = 2.4V		-0.5	-0.00001	0.5	μA
SUPPLY							
Power-Supply Range	V+, V-			±4.5		±20.0	V
Positive Supply Current	l+	All channels on or off, $V_{IN} = 0$ or 5V	$T_A = +25^{\circ}C$	-1	0.001	1	
			$T_A = T_{MIN}$ to $T_{MAX}$	-5		5	μA
Nagativa Supply Current		All channels on or off,	$T_A = +25^{\circ}C$	-1	0.001	1	μA
Negative Supply Current	-	VIN = 0 or 5V TA = TMIN to TMAX		-5		5	_ μ <del>Α</del>

# **ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)** (V+ = 15V, V- = -15V, V<sub>L</sub> = 5V, GND = 0V, V<sub>INH</sub> = 2.4V, V<sub>INL</sub> = 0.8V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	SYMBOL	. CONDITIONS		MIN	TYP (Note 2)	MAX	UNITS
	l.	All channels on or off,	$T_A = +25^{\circ}C$	-1	0.001	1	
Logic Supply Current	ΙL	$V_{IN} = 0 \text{ or } 5V$	$T_A = T_{MIN}$ to $T_{MAX}$	-5		5	μA
Ground Current	lour	All channels on or off,	$T_A = +25^{\circ}C$	-1	-0.0001	1	
Ground Current	IGND	$V_{IN} = 0 \text{ or } 5V$	$T_A = T_{MIN}$ to $T_{MAX}$	-5		5	μA
DYNAMIC			·				
Turn-On Time (Note 3)	ton	$V_S = \pm 10V$ , Figure 2	$T_A = +25^{\circ}C$		150	250	ns
Turn-Off Time (Note 3)	tOFF	$V_{S} = \pm 10V$ , Figure 2	$T_A = +25^{\circ}C$		90	120	ns
Break-Before-Make Time Delay (Note 3)	tD	Figure 3	$T_A = +25^{\circ}C$	5	20		ns
Charge Injection (Note 3)	Q	$C_L = 1nF$ , $V_{GEN} = 0$ , $R_{GEN} = 0$ , Figure 4	$T_A = +25^{\circ}C$		5	10	рС
Off-Isolation Rejection Ratio (Note 6)	OIRR	$R_L = 50\Omega$ , $C_L = 5pF$ , f = 1MHz, Figure 5	T <sub>A</sub> = +25°C		60		dB
Crosstalk (Note 7)		$R_L = 50\Omega$ , $C_L = 5pF$ , f = 1MHz, Figure 6	T <sub>A</sub> = +25°C		100		dB
Source-Off Capacitance	CS(OFF)	f = 1MHz, Figure 7	TA = +25°C		4		pF
Drain-Off Capacitance	C <sub>D(OFF)</sub>	f = 1MHz, Figure 7	$T_A = +25^{\circ}C$		4		pF
Source-On Capacitance	C <sub>S(ON)</sub>	f = 1MHz, Figure 8	$T_A = +25^{\circ}C$		16		pF
Drain-On Capacitance	C <sub>D(ON)</sub>	f = 1MHz, Figure 8	$T_A = +25^{\circ}C$		16		pF

#### ELECTRICAL CHARACTERISTICS—Single Supply

(V+ = 12V, V- = 0V, VL = 5V, GND = 0V, VINH = 2.4V, VINL = 0.8V, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS			TYP (Note 2)	МАХ	UNITS	
SWITCH								
Analog Signal Range	VANALOG			0		12	V	
Drain-Source	Provenu	$V_L = 5V; V_D = 3V, 8V;$	TA = +25°C		100	160	Ω	
On-Resistance	R <sub>DS</sub> (ON)	$I_{S} = 1 m A$	$T_A = T_{MIN}$ to $T_{MAX}$			200		
SUPPLY								
Power-Supply Range	V+, V-			4.5		40	V	
Power-Supply Current	Supply Current I+	All channels on or off, $V_{IN} = 0$ or $5V$	$T_A = +25^{\circ}C$	-1	0.001	1	μA	
Fower-Supply Current	1+		$T_A = T_{MIN}$ to $T_{MAX}$	-5		5		
Nagativa Supply Current		1	All channels on or off,	TA = +25°C	-1	-0.0001	1	
Negative Supply Current	-	$V_{IN} = 0 \text{ or } 5V$	$T_A = T_{MIN}$ to $T_{MAX}$	-5		5	μA	
Legie Cupply Current		All channels on or off, $V_{IN} = 0 \text{ or } 5V$	$T_A = +25^{\circ}C$	-1	0.001	1		
Logic Supply Current	IL IL		$T_A = T_{MIN}$ to $T_{MAX}$	-5		5	μA	
Ground Current IGN		All channels on or off,	$T_A = +25^{\circ}C$	-1	-0.0001	1		
	IGND	$V_{IN} = 0 \text{ or } 5V$	$T_A = T_{MIN}$ to $T_{MAX}$	-5		5	μA	

#### ELECTRICAL CHARACTERISTICS—Single Supply (continued)

(V+ = 12V, V- = 0, V<sub>L</sub> = 5V, GND = 0V, V<sub>INH</sub> = 2.4V, V<sub>INL</sub> = 0.8V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS			TYP (Note 2)	МАХ	UNITS
DYNAMIC							
Turn-On Time (Note 3)	ton	$V_{S} = 8V$ , Figure 2	$T_A = +25^{\circ}C$		300	400	ns
Turn-Off Time (Note 3)	toff	$V_{S} = 8V$ , Figure 2	$T_A = +25^{\circ}C$		60	200	ns
Charge Injection (Note 3)	Q	$C_L = 1nF$ , $V_{GEN} = 0$ , $R_{GEN} = 0$ , Figure 4	TA = +25°C		5	10	рС

Note 2: Typical values are for **design aid only**, are not guaranteed and are not subject to production testing. The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.

Note 3: Guaranteed by design.


Note 4: On-resistance match between channels and flatness are guaranteed only with bipolar-supply operation. Flatness is defined as the difference between the maximum and the minimum value of on-resistance as measured at the extremes of the specified analog signal range.

Note 5: Leakage parameters  $I_{S(OFF)}$ ,  $I_{D(OFF)}$ ,  $I_{D(ON)}$ , and  $I_{S(ON)}$  are 100% tested at the maximum rated hot temperature and guaranteed at +25°C. Note 6: Off-Isolation Rejection Ratio = 20log ( $V_D/V_S$ ).


Note 7: Between any two switches.


 $(T_A = +25^{\circ}C, unless otherwise noted.)$ 

#### **Typical Operating Characteristics**





ON-RESISTANCE vs. VD (UNIPOLAR SUPPLY VOLTAGE)




















## **Typical Operating Characteristics (continued)**

#### **Pin Description**

PI	PIN		FUNCTION	
DIP/SO/TSSOP	THIN QFN	NAME	FUNCTION	
1, 8, 9, 16	6, 7, 14, 15	IN1–IN4	Logic Control Input	
2, 7, 10, 15	5, 8, 13, 16	D1-D4	Analog-Switch Drain Output	
3, 6, 11, 14	1, 4, 9, 12	S1–S4	Analog-Switch Source Output	
4	2	V-	Negative-Supply Voltage Input	
5	3	GND	Ground	
12	10	VL	Logic-Supply Voltage Input	
13	11	V+	Positive-Supply Voltage Input—Connected to Substrate	
	EP	PAD	Exposed Pad. Connect PAD to V+.	

### **Applications Information**

#### **General Operation**

- 1) Switches are open when power is off.
- 2) IN\_, D\_, and S\_ should not exceed V+ or V-, even with the power off.
- 3) Switch leakage is from each analog switch terminal to V+ or V-, not to other switch terminals.

#### **Operation with Supply Voltages** Other than ±15V

Using supply voltages less than ±15V will reduce the analog signal range. The MAX4613 operates with  $\pm 4.5V$  to  $\pm 20V$  bipolar supplies or with a  $\pm 4.5V$  to  $\pm 40V$ single supply; connect V- to GND when operating with a single supply. Also, all device types can operate with unbalanced supplies such as +24V and -5V. VL must be connected to +5V to be TTL compatible, or to V+ for CMOS-logic level inputs. The Typical Operating Characteristics graphs show typical on-resistance with  $\pm 20V$ ,  $\pm 15V$ ,  $\pm 10V$ , and  $\pm 5V$  supplies. (Switching times increase by a factor of two or more for operation at  $\pm 5V$ .)

#### **Overvoltage Protection**

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the devices. Always sequence V+ on first, followed by

VL, V-, and logic inputs. If power-supply sequencing is not possible, add two small, external signal diodes in series with supply pins for overvoltage protection (Figure 1). Adding diodes reduces the analog signal range to 1V below V+ and 1V above V-, but low switch resistance and low leakage characteristics are unaffected. Device operation is unchanged, and the difference between V+ and Vshould not exceed +44V.





Figure 1. Overvoltage Protection Using External Blocking Diodes

**MAX4613** 



#### Timing Diagrams/Test Circuits




Figure 2. Switching Time

Figure 3. Break-Before-Make Test Circuit

#### **Revision History**

Pages changed at Rev 3: 1, 9, 10

MAX4613

**MAX4613** 




Figure 4. Charge Injection




Figure 5. Off-Isolation Rejection Ratio

### Timing Diagrams/Test Circuits (continued)




Figure 6. Crosstalk




Figure 7. Source/Drain-Off Capacitance





Figure 8. Source/Drain-On Capacitance






# **MAX4613**

#### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



#### Package Information (continued)

THIN.EPS

QFN T

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)

∕₿ -b + 0.10 (B)(C A B) −| D5\5 € D/2 <u>מ</u>ררמים המוחרו ААѦАА ₼ n u titu titu ti E/2 ח ח ח ח E2/2 te <u>A</u>(NE-D X € 8 U U փորփըը PIN # 1 LD 0.35×45° DETAIL A A e/2 PIN L.D. e 2 A ⊢1) X@· A TOP VIEW BOTTOM VIEW OPTIONAL Y DETAIL ᇒ 7 -101 SEATING PLANE // 0.10 C EVEN TERMINAL A \_\_\_\_\_A \_\_\_\_\_ 1 1 A1 A2 向 () PALLAS /VI/IXI/VI SIDE VIEW TE: PACKAGE DUTLINE, 16.20.28,32,40L THIN QFN, 5×5×0.80m 16,20 -DRAWING NOT TO SCALE-21-0140 COMMON DIMENSIONS EXPOSED PAD VARIATIONS 
 PKG.
 16L
 5x5
 20L
 5x5
 28L
 5x5
 32L
 5x5
 40L
 5x5

 SYMBOL
 NDN.
 NDN.
 NDN.
 NDN.
 NDN.
 NDN.
 NDN.
 NAX.
PKG. CODES MIN. NOM. MAX. MIN. NOM. MAX. 
 0.75
 0.80
 0.70
 0.75
 0.80
 0.70
 0.75
 0.80
 0.70
 0.75
 0.80

 0
 0.02
 0.05
 0
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.02
 0.05
 0
 0.05
 0
 0.05
 0
 0
 0.05
 0</t 
 3.00
 3.10
 3.20
 3.00
 3.10
 3.20

 3.00
 3.10
 3.20
 3.00
 3.10
 3.20

 3.00
 3.10
 3.20
 3.00
 3.10
 3.20

 3.00
 3.10
 3.20
 3.00
 3.10
 3.20
T1655-2 A1 T1655-3 T1655N-1 
 0
 10.22
 10.25
 0.21
 0.25
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 0.21
 A2 0.20 RE T2055-3 3.00 3.10 3.20 3.00 3.10 3.20 
 3.00
 3.10
 3.20
 3.00
 3.10
 3.20

 3.15
 3.25
 3.35
 3.15
 3.25
 3.35
T2055-4 T2055-5 e T2055MN-5 3.15 3.25 3.35 3.15 3.25 3.35 
 315
 325
 335
 315
 325
 335

 315
 325
 335
 315
 325
 335

 260
 270
 280
 2.60
 2.70
 280

 260
 2.70
 280
 2.60
 2.70
 280

 315
 325
 335
 315
 325
 335
T2855-3 T2855-4 T2855-5 28 Ν 16 20 ND T2855--6 NE JEDEC WHHD-1 VHHD-2 
 2.60
 2.70
 2.60
 2.70
 2.60
 2.70
 2.80

 3.15
 3.25
 3.35
 3.15
 3.25
 3.35

 3.15
 3.25
 3.35
 3.15
 3.25
 3.35

 3.00
 3.10
 3.20
 3.00
 3.10
 3.20
VHHE WHHO T2855-7 NDTES DIMENSIONING & TOLERANCING CONFORM TO ASME Y145M-1994. ALL DIMENSIONING & TOLERANCING CONFORM TO ASME Y145M-1994. ALL DIMENSIONING & TOLERANCING CONFORM TO ASME Y145M-1994. ALL DIMENSIONIS ARE IN MULLINETERS AND LEGREDS ARE IN DEGREES. N IS THE TERMINAL & IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESS 95-1 SP-012: DETAILS OF TERMINAL & IDENTIFIER ARE OPTIONAL, BUT MIST BE LOATED VITHIN THE ZUNE NOIGLATED HE TERMINAL #1 DIENTIFIER MAY SE ETHER A MULD DR MARKED FEATURE. DIMENSION & APPLIEST IN METALLIZE TERMINAL AND IS MEASURED BETVEEN Q25 m AND Q30 m FRIM TERMINAL TIP. N NA MN G REFER TO IN TERLIZED TERMINAL SON EACH D AND E SIDE RESPECTIVELY. DIMENSION S APPLIEST ON TERLITAGED HEAT SINK SUG AS VELL AS THE TERMINALS. DIMENSION TO THE NUMBER OF TERMINAL SON EACH D AND E SIDE RESPECTIVELY. DIMENSION SAPLEST TO THE CANDED HEAT SINK SUG AS VELL AS THE TERMINALS. PARAVING CONTORNS TO JEDEC NUR200, EXCEPT EXPOSED PAD DIMENSION FOR TERBS-3, 12835-6, 1005-1 AND TAG5-2. AND VARPAGE SHALL NOT EXCEED 000 m. 11. MARKING IS FOR PACKAGE DRIENTATION REFERENCE DNLY. 12. NUMER OF LEADS SHOWN ARE FOR REFERENCE DNLY. 13. HARKING IS FOR PACKAGE DRIENTATION REFERENCE DNLY. 14. ALL DIMENSIONS APPLY TO BOTH LEADED AND PEREE PARTS. T2855-8 T2855N-1 T3255-3 T3255-4 
 3.00
 3.10
 3.20
 3.00
 3.10
 3.20

 3.00
 3.10
 3.20
 3.00
 3.10
 3.20
T3255M-4 T3255-5 T3255N-1 T4055-1 
 3.00
 3.10
 3.20
 3.00
 3.10
 3.20

 3.00
 3.10
 3.20
 3.00
 3.10
 3.20

 3.00
 3.10
 3.20
 3.00
 3.10
 3.20

 3.40
 3.50
 3.60
 3.40
 3.50
 3.60

 3.40
 3.50
 3.60
 3.40
 3.50
 3.60
4055-2 T4055WN-1 3.40 3.50 3.60 3.40 3.50 3.60 **®PALLAS /VI/IXI/VI** INE: PACKAGE DUTLINE, 16,20,28,32,40L THIN QFN, 5×5×0.80m -DRAWING NOT TO SCALE-MENT CONTROL NO. REV. 2/ 21-0140 L /2

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

- 10
- © 2007 Maxim Integrated Products

**MAXIM** is a registered trademark of Maxim Integrated Products.